Introduction
Two-dimensional (2D) atomic-layered materials such as graphene, transition-metal dichalcogenides, and black phosphorus are promising materials for future-generation electronics [1] . To date, most 2D devices were individually crafted by direct-write electron-beam lithography on micrometer-sized flakes exfoliated from bulk crystals. Recently, scores of metaloxide-semiconductor field-effect transistors (MOSFETs) and small-scale integrated circuits have been fabricated on chemical-vapor-deposited (CVD) molybdenum disulfide (MoS 2 ) [2] [3] [4] [5] [6] [7] . However, in most cases, electron-beam lithography was used in conjunction with gold metallurgy, making them incompatible with large-scale batch processing by standard complementary-metal-oxide-semiconductor (CMOS) processes on silicon wafers. Although photolithography was used in [3, 4, 7] , gold was retained. In [3] , thousands of MOSFETs were fabricated on a conducting Si substrate, so that it could be used as a back gate. Although this configuration simplified the fabrication and allowed DC characteristics to be quickly measured, the MOSFETs could not operate at high speed due to the large parasitic capacitance associated with a conducting substrate. This letter reports a significant step toward 2D-CMOS integration by using fully CMOS-compatible processes to demonstrate batch fabrication of thousands of MOSFETs, on CVD-grown monolayer MoS 2 and high-resistivity Si substrate with greater-than-50% yield. Furthermore, with submicron gate length, these MoS 2 MOSFETs are capable of gigahertz high-speed operation.
Fabrication and characterization
The fabrication of present MoS 2 MOSFETs comprises three major steps: (A) formation of buried gates by a state-of-theart CMOS foundry, (B) growth and transfer of monolayer hexagonal boron nitride (hBN) and MoS 2 by CVD, and (C) definition of active, contact, and passivation regions by photolithography.
Step A was carried out on 200 mm Si wafers. The wafers were subsequently diced into 25 mm × 15 mm chips before hBN/MoS 2 transfer and step C, because presently the maximum wafer size for CVD of MoS 2 was 100 mm. These steps are described in details below.
Formation of buried gates
Due to the fragile nature of 2D layers, it is critical to bury the MOSFET gate below 2D layers so that high-quality gate oxide can be formed first ( figure 1(a) ). To this end, state-of-the-art CMOS processes are capable of not only submicron gate and high-quality gate oxide, but also flat surface through chemo-mechanical polishing to facilitate smooth transfer of 2D layers. Presently, submicron buried aluminium gates were fabricated by using the back-end-ofline process (BEOL) of the SG13S foundry process of IHP Microelectronics with a thermal budget of 450 °C. Following a standard process, the aluminium was approximately 0.5 µm thick, with its surface prevented from oxidation by nanometer-thin Ti and TiN. As shown in figure 1 , approximately sixty 25 mm × 15 mm chips were simultaneously fabricated on each 200 mm high-resistivity (10 kΩ · cm) Si wafer, with each chip containing approximately 5000 potential sites for individually RF-probable MOSFETs. Each MOSFET has two buried gates with a total gate width of approximately 10 µm. The gate length was approximately 0.2, 0.4 or 0.6 µm. Following chemo-mechanical polishing, Al 2 O 3 gate oxide approximately 30 nm thick was deposited by atomic layer deposition (ALD) at 300 °C using trimethylaluminum and water. The relatively thick gate oxide ensured that the gate leakage current was in the nanoampere range even under a gate bias of −10 V. To improve the interface quality with MoS 2 and to enhance the electron mobility in MoS 2 , the Al 2 O 3 gate oxide was reinforced by a monolayer of hBN as described next.
Growth and transfer of hBN and MoS 2
The growth and transfer of monolayer hBN and MoS 2 were described in detail in [8, 9] , respectively. Briefly, for hBN growth, a Cu foil was placed in a 1ʺ quartz tube and heated to 1085 °C in 30 min under a flow of 50 sccm of hydrogen. After stabilizing the temperature for 15 min, borazine was flown in at 0.6 sccm to grow a monolayer of hBN in 30 min. A bubbling-based transfer method was then used to transfer hBN. Specifically, the hBN on Cu was spin-coated with polymethyl-methacrylate (PMMA). The resulted PMMA/hBN/Cu stack was immersed in an aqueous solution of 0.1 M NaOH and used as a cathode. PMMA/hBN was detached from Cu under a bias of 6 V and transferred onto the Al 2 O 3 -coated buried gates. Finally, the PMMA was removed from the hBN with acetone and isopropyl alcohol. Atmospheric CVD of MoS 2 began with ammonium heptamolybdate as the molybdenum precursor and sodium hydroxide as the promoter, both water soluble. First, 36 mM ammonium heptamolybdate and 10 mM sodium hydroxide solutions were mixed at equal ratio. The mixture was then spin-coated onto 25 mm × 15 mm SiO 2 -coated Si chips, the same size as the chips with hBN/Al 2 O 3 -coated buried gates. For growth, these SiO 2 /Si chips were placed in zone 2 of a 2ʺ quartz tube with 150 mg of sulfur loaded in zone 1. Under 500 sccm of N 2 , zone 1 and zone 2 were heated to 205 °C and 760 °C, respectively. As the result, a monolayer of MoS 2 was grown in 20 min (figures 2(a) and (b)). After cooling and coating with PMMA, the PMMA/MoS 2 stack was detached from SiO 2 /Si by dipping into deionized water, taking advantage of the water-soluble residues of the precursor and promoter. The PMMA/MoS 2 stack was transferred onto the hBN/ Al 2 O 3 -coated buried gates before the PMMA was removed by acetone and isopropyl alcohol, similar to the transfer of hBN. The monolayer MoS 2 has a grain size of 30-40 µm, which is significantly larger than the 7 µm × 7 µm active region of each MOSFET so that most MOSFETs would not be affected by a grain boundary. Figures 2(c) and (d) show Al 2 O 3 -coated buried gates after MoS 2 /hBN transfer and PMMA removal. It can be seen that the MOSFET active regions were mostly free of material defects. Note that the grain size was approximately 1 µm in [3] and, with channel width ~10 µm and channel length ranging from 1.6 µm to 34 µm, grain boundaries were previously unavoidable.
Although direct growth would be the ultimate option for large-scale fabrication of 2D devices, presently, transfer is necessary. This is because, although monolayer MoS 2 has been successfully grown on SiO 2 -coated Si substrate as detailed in the above, the growth temperature exceeds the thermal budget of typical CMOS BEOL and thin-film transistor processes. On the other hand, the growth of monolayer hBN requires metal catalysts, making it impossible to be grown directly on typical gate oxides. We believe the requirements for low temperature and non-metal substrate can be met by exploring new 2D materials. However, giving the relative maturity of monolayer MoS 2 , it serves as a temporary vehicle to uncover large-scale fabrication issues. Indeed, transfer of hBN and MoS 2 turns out to be a major yield limiter as discussed later.
Definition of active, contact, and passivation regions
A three-mask photolithography process was used to define the active, contact, and passivation regions of all the MOSFETs on each 25 mm × 15 mm chip simultaneously. To define the active region, MoS 2 /hBN was dry-etched by CHF 3 /O 2 , whereas Al 2 O 3 was wet-etched by buffered HF. Source and drain contacts were formed by electronbeam-evaporated Ti and Al with thicknesses of 10 nm and 90 nm, respectively. Passivation was formed by ALD Al 2 O 3 at 200 °C to a thickness of 15 nm. Unlike for gate oxide, 200 °C was sufficient for passivation while not degrading the underlying MoS 2 . Although the surface of MoS 2 was mostly free of dangling bonds and the ALD was not as smooth as one atomic layer after another, 15 nm was sufficient to form a continuous and impermeable layer. Here, passivation is broadly defined as protection against environmental degradation as in the case of compound semiconductors. Such passivation resulted in stable MOSFETs in atmosphere for at least several weeks and in vacuum at 300 °C for at least 1 h. Figure 3 illustrates schematically the cross section of a finished MOSFET.
Device characterization
The finished MOSFETs were manually characterized on a Cascade Microtech Summit 1000 thermal probe station. DC characterization was performed by using an Agilent Technologies 4156C precision semiconductor parameter analyzer. RF characterization was performed by using an Agilent Technologies N5230A vector network analyzer. Automatic DC characterization was carried out using a Cascade Microtech PA200 semiautomated wafer prober in conjunction with another Agilent Technologies 4156C precision semiconductor parameter analyzer. Figure 4 shows the DC current-voltage characteristics of a typical MoS 2 MOSFET with a gate length of 0.4 µm before passivation. With a saturated drain-source current of 5 µA µm −1 , a peak transconductance of 2 µS µm −1 , and an on/off current ratio of 10 5 , the characteristics are comparable to the state-of-art of MOSFETs fabricated on CVD MoS 2 [10] . The extrinsic field-effect electron mobility µ fe , at approximately 3 cm 2 V −1 s −1 , is comparable to the Hall mobility of the present MoS 2 as grown [11] and other grown MoS 2 , giving orders-of-magnitude variation in MoS 2 mobility reported in the literature. The present mobility is calculated according to µ fe = g m L/C ox V ds W, where g m is the peak transconductance; L and W are the channel length and width, respectively; C ox is the gate oxide capacitance, and V ds is the drain-source volt age. The absence of hysteresis in the drain current and the low gate leakage current (~nA) attests to the quality of the gate oxide. The nonlinear voltage dependence of the drain current at low V ds indicates non-ideal contacts as commonly encounter ed in MoS 2 MOSFETs. The drain current saturates as V ds approaches 10 V, which is shown in the inset of figure 6(b) . Figure 5 illustrates the yield and uniformity of the MoS 2 MOSFETs. Across the middle of a 25 mm × 15 mm chip, 337 0.4 µm MOSFETs were manually probed and 178 of them were found capable of gate control with a threshold voltage less than 10 V, which corresponded to a 53% yield. This definition of yield was more traditional and stringent than others who define yield by merely having drain current. The yields for the 0.2 µm and 0.6 µm MOSFETs were comparable at 46% and 56%, respectively. The threshold voltage for each 178 working 0.4 µm MOSFETs was represented by the colour scale in figure 5(a) . Figure 5(b) shows that the distribution of the threshold voltage was approximately Gaussian at −3 ± 1.6 V. The 0.2 µm and 0.6 µm MOSFETs have similar threshold-voltage distribution. The threshold-voltage variation was most likely due to nonideal (both mechanically and chemically) contact between the gate oxide and the transferred layers, which could be improved by post-transfer anneal as discussed later.
Result and discussion
Qualitatively, the apparently random distribution of the yield can be attributed to both material and process defects. First, the as-grown MoS 2 contains defects such as voids, cracks, multilayers, and grain boundaries as shown in figure 2 . However, because the MOSFET active region (7 µm × 7 µm) is less than 0.1% the total device size (260 µm × 300 µm), material defects alone cannot account for the approximately 50% yield loss. Second, photoresist was used to protect the active region during wet etching of Al 2 O 3 . However, due to nonideal contact between the transferred layers and Al 2 O 3 , buffered HF might have diffused along the interface to weaken the adhesion. Indeed, after etching, when the photoresist was stripped off, a significant fraction of the active MoS 2 /hBN material went with it. These problems illustrate the challenging nature of monolayer material, which can be easily lost at any process step. This is especially challenging because currently there is no convenient way to inspect 7 µm × 7 µm of monolayer MoS 2 /hBN inside the cleanroom before contacts are made to allow electrical inspection. The adhesion of MoS 2 /hBN can be improved by post-transfer annealing, gentle handling, and precise control of wet etching and stripping processes. In a later experiment not reported here, by etching Al 2 O 3 before MoS 2 /hBN transfer, the yield was improved to nearly 100% and the threshold voltage was much tighter. Ultimately, adhesion should be improved by direct growth instead of transfer. For example, 99% yield of substrate-gated MOSFETs was demonstrated on monolayer MoS 2 grown directly on a SiO 2 -coated Si substrate [3] . Presently, since each MOSFET carries both row and column numbers, quantitative correlation between device yield and material/process defects is possible in the future, especially with automatic wafer probing. This will further demonstrate the advantage of 2D-CMOS integration even just for material-device correlation, because, ultimately, device performance is the best judge of material quality. Such methodology was instrumental during the early development of compound semiconductors [12] .
Order-of-magnitude improvement in all aspects of device performance occurred after passivation and annealing at 300 °C for 1 h in vacuum. For example, the maximum drainsource current (gate floating, V ds = 10 V) increased by an order of magnitude from approximately 10 µA µm −1 to approximately 100 µA µm −1 as shown in figure 6 , regardless whether the gate length was 0.2, 0.4 or 0.6 µm. (In figure 6 , 2850 MOSFETs were automatically probed. The yield was lower than that of figure 5, mainly because the transfer of MoS 2 was not successful near the top and bottom edges of the chip.) Correspondingly, the measurement with gate floating and V ds = 0.1 V showed that the total drain-source resistance (channel + contacts) decreased from approximately 10 MΩ · µm to approximately 1 MΩ · µm. The forward current-gain cut-off frequency f t and the maximum frequency of oscillation f max also increased from the 100 MHz range to the 1 GHz range, as shown in figure 7 . Specifically, after de-embedding the large contact pad capacitance with open, short, and through test structures fabricated on the same chip [13] , f t increased from 112 MHz to 547 MHz and f max increased from 213 MHz to 963 MHz. Presently, it is not clear whether the order-of-magnitude improvement is due to the reduction of fixed oxide charge or contact resistance, or both. Also, the addition of a monolayer of hBN between MoS 2 and Al 2 O 3 appeared critical to such improvement. Although the MOSFETs were not extensively probed at RF frequencies, the RF yield appeared to correlate well with the DC yield.
Conclusion
By integrating monolayer CVD MoS 2 with CMOS processes using photolithography and aluminium metallurgy, thousands of high-performance 2D MOSFETs were demonstrated with greater-than-50% yield in terms of effective gate control with less-than-10 V threshold voltage. The large number of devices fabricated could allow statistical material-device correlation. Presently, the main yield limiter was attributed to the weak adhesion between the transferred MoS 2 and the substrate, which could be improved by either tight process control or direct growth. The performance of the MOSFETs were found comparable to that of state-of-the-art MoS 2 MOSFETs, whether the MoS 2 was grown or exfoliated. With cut-off frequencies approaching the gigahertz range, the results showed that monolayer MoS 2 MOSFETs could be used in volume manufacture to improve the speed of main-stream thin-film and flexible electronics from the megahertz range to the gigahertz range, without major modifications to the manufacturing process. 
